Docket No.

245469US2DIV

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF:

Tadashi IGUCHI, et al.

SERIAL NO: 10/716,556

GAU:

2813

FILED:

November 20, 2003

EXAMINER: Jack S. J. CHEN

FOR:

NONVOLATILE SEMICONDUCTOR MEMORY DEVICE AND ITS MANUFACTURING METHOD

INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR 1.97

COMMISSIONER FOR PATENTS ALEXANDRIA, VIRGINIA 22313

SIR:

Applicant(s) wish to disclose the following information.

REFERENCES

- The applicant(s) wish to make of record the references listed on the attached form PTO-1449. Copies of the listed references are attached, where required, as are either statements of relevancy or any readily available English translations of pertinent portions of any non-English language references.
- A check or credit card payment form is attached in the amount required under 37 CFR §1.17(p).

RELATED CASES

- ☐ Attached is a list of applicant's pending application(s), published application(s) or issued patent(s) which may be related to the present application. In accordance with the waiver of 37 CFR 1.98 dated September 21, 2004, copies of the cited pending applications are not provided. Cited published and/or issued patents, if any, are listed on the attached PTO form 1449.
- A check or credit card payment form is attached in the amount required under 37 CFR §1.17(p).

CERTIFICATION

- ☐ Each item of information contained in this information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this statement.
- ☐ No item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the undersigned, having made reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this statement.

DEPOSIT ACCOUNT

Please charge any additional fees for the papers being filed herewith and for which no check or credit card payment is enclosed herewith, or credit any overpayment to deposit account number 15-0030. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND, MAIER & NEUSTADT, P.C.

Reg3/10/2005 VIADEO 1.91 90000079 10716556

Scalette

joseth Sothout, ik. Rocistration to 26.803

Surinder Sachar

Registration No. 34,423

189.98 OP

Customer Number

22850

Tel. (703) 413-3000 Fax. (703) 413-2220 (OSMMN 05/03)

DOCUMENT Number DATE AN Number DATE D	Fcm PTO 1449		U.S. DEPARTMENT	OF COMMERCE	ATTY DOCKET NO.	SERIAL NO. 10/716,556				
Tadashi IGUCHI, et al. FILING DATE SROUP 2813 U.S. PATENT DOCUMENTS EXAMINER DOCUMENT DATE NAME CLASS SUB FILING DATE CLASS CLASS FAPPROPRIATE	(Madified)			ETHIR OFFICE	245469US2DIV					
FILING DATE NOVEMBER 20, 2003 BR33 U.S. PATENT DOCUMENTS EXAMINER NUMBER DATE NAME CLASS CLASS IFILING DATE IF APPROPRIATE AA A CLASS CLASS IFILING DATE IF APPROPRIATE AB CLASS CLASS IFILING DATE IF APPROPRIATE AB CLASS CLASS IFILING DATE IF APPROPRIATE AC CLASS CLASS IFILING DATE IF APPROPRIATE AD CLASS CLASS IFILING DATE IF APPROPRIATE AD CLASS CLASS IFILING DATE IF APPROPRIATE FOR INTERPRETATION CLASS CLASS IFILING DATE IF APPROPRIATE FOR INTERPRETATION CLASS CLA	i		, , , , , , , , , , , , , , , , , , ,		APPLICANT					
November 20, 2003 2813 U.S. PATENT DOCUMENTS	LIST OF REFERENCES CITED BY APPLICANT Tadashi IGUCHI, et al.									
EXAMINER INITIAL DOCUMENT DATE NAME CLASS SUB FILING DATE FAPPROPRIATE AA AB AA AB AC AC AD AE AG AG AH AI AI AI AJ AN FOREIGN PATENT DOCUMENTS TRANSLATION YES NO AP AQ AV TOTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) TOTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) TOTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) AX Kenichi IMAMIYA, et al., "A Novel High-Density SF" MAND STIL Cell Technology Suitable for 256Mbit and 1Gbt Flash Memories", Microelectronics Engineering abbroakory, IEDM 97-271-274 AX Kenichi IMAMIYA, et al., "A Novel High-Density SF" MAND STIL Cell Technology Suitable for 256Mbit and 1Gbt Flash Memories", AX Kenichi IMAMIYA, et al., "A 130-mm", 255-Mbit NAND Flash with Shallow Trench Isolation Technology", IEEE Journal of AY AY AZ AZ AZ AZ AZ AZ AZ AZ					FILING DATE		GROUP			
EXAMINER INITIAL AA AB AB AB AC AC AC AF AG AH AH AN BOUTER NAME AC AC AC AC AC AC AC AC AC A					November 20, 2003		2813			
INITIAL NUMBER DATE NAME CLASS FAPROPRIATE AA AB	U.S. PATENT DOCUMENTS									
AB AC AC AD AC AD AE AE AF AF AG AG AH AI AI AI AJ AJ AN				DATE	NAME	CLASS				
AC AD		AA								
AD AE AF AG AG AH AI AI AJ AX AK AL AM AN BOUMENT NUMBER AO AO AP AQ AQ AP AQ AQ AP AQ AQ AR AR AR AR AR AR AR AR		AB								
AE AF AG AG AH AH AI AI AJ AJ AK AL AN		AC								
AF AG AG AH AH AI AI AJ AJ AK AL AM AN		AD								
AG AH AI AJ AX AK AL AM AN FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS TRANSLATION YES NO AO AP AQ AR AR AS AT AU AU AV OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) K. SHIMIZU, et al., "A Novel High-Density 5F* NAND STI Cell Technology Suitable for 256Mbit and 1Gbit Flash Memories", Microelectronics Engineering Laboratory, IEDM 97-271-274 AX Kenichi IMAMIYA, et al., "A 130-mm", 256-Mbit NAND Flash with Shallow Trench Isolation Technology", IEEE Journal of Solid-State Circuits, vol. 34, no. 11, November 1999, pages 1536-1543 AY AZ AZ AZ Additional References sheet(s) attached Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in		AE	·							
AH AI AJ AK AL AL AM AN FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS TRANSLATION YES NO AO AP AQ AR AS AT AU AV OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) K. SHIMIZU, et al., "A Novel High-Density 5F" NAND STI Cell Technology Suitable for 256Mbit and 1Gbit Flash Memories", Microelectronics Engineering Laboratory, IEDM 97-271-274 Kenichi IMAMIYA, et al., "A 130-mm", 256-Mbit NAND Flash with Shallow Trench Isolation Technology", IEEE Journal of Solid-State Circuits, vol. 34, no. 11, November 1999, pages 1536-1543 AY AZ AZ Additional References sheet(s) attached Examiner Bate Considered "Examiner Initial if reference is considered, whether or not citation is in conformance with MPEP 609, Draw line through citation if not in	-	AF								
AI AJ AJ AK AK AL AL AM AN AN FOREIGN PATENT DOCUMENTS DOCUMENT NUMBER DATE COUNTRY TRANSLATION YES NO		AG				1	1			
AJ AK AL AN		АН								
AK AL AM AN AN FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS TRANSLATION YES NO AO AP AQ AQ AR AS AT AU AV OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) William AN AV OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) K. SHIMIZU, et al., "A Novel High-Density 5F" NAND STI Cell Technology Suitable for 256Mbit and 1Gbit Flash Memories", Naw Microelectronics Engineering Laboratory, IEDM 97-271-274 AX Kenichi IMAMIYA, et al., "A 130-mm", 256-Mbit NAND Flash with Shallow Trench Isolation Technology", IEEE Journal of Solid-State Circuits, vol. 34, no. 11, November 1999, pages 1536-1543 AY AZ AZ AZ AZ AZ Additional References sheet(s) attached Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609, Draw line through citation if not in		Al								
FOREIGN PATENT DOCUMENTS DOCUMENT NUMBER DATE COUNTRY TRANSLATION YES NO		AJ				Ì.		<u> </u>		
FOREIGN PATENT DOCUMENTS DOCUMENT NUMBER DATE COUNTRY TRANSLATION YES NO		AK				<u> </u>				
FOREIGN PATENT DOCUMENTS DOCUMENT NUMBER DATE COUNTRY TRANSLATION YES NO		AL								
FOREIGN PATENT DOCUMENTS DOCUMENT DATE COUNTRY TRANSLATION YES NO			<u>.</u>							
DOCUMENT NUMBER DATE COUNTRY TRANSLATION YES NO AO AP AQ AQ AR AS AT AU AV OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) Wiscoelectronics Engineering Laboratory, IEDM 97-271-274 Kenichi IMAMIYA, et al., "A Novel High-Density 5F" NAND STI Cell Technology Suitable for 256Mbit and 1Gbit Flash Memories", Microelectronics Engineering Laboratory, IEDM 97-271-274 Kenichi IMAMIYA, et al., "A 130-mm", 256-Mbit NAND Flash with Shallow Trench Isolation Technology", IEEE Journal of Solid-State Circuits, vol. 34, no. 11, November 1999, pages 1536-1543 AY AZ AZ AZ AZ Additional References sheet(s) attached Examiner Date Considered *Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in							<u> </u>	ļ <u></u>		
NUMBER AO AO AP AQ AR AS AT AU AV OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) K. SHIMIZU, et al., "A Novel High-Density 5F² NAND STI Cell Technology Suitable for 256Mbit and 1Gbit Flash Memories", Microelectronics Engineering Laboratory, IEDM 97-271-274 Kenichi IMAMIYA, et al., "A 130-mm", 256-Mbit NAND Flash with Shallow Trench Isolation Technology", IEEE Journal of Solid-State Circuits, vol. 34, no. 11, November 1999, pages 1536-1543 AY AZ AZ AZ Additional References sheet(s) attached Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in				FC	REIGN PATENT DOCUMENTS	<u>. </u>	<u> </u>	L		
NUMBER AO AO AP AQ AR AS AT AU AV OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) K. SHIMIZU, et al., "A Novel High-Density 5F² NAND STI Cell Technology Suitable for 256Mbit and 1Gbit Flash Memories", Microelectronics Engineering Laboratory, IEDM 97-271-274 Kenichi IMAMIYA, et al., "A 130-mm", 256-Mbit NAND Flash with Shallow Trench Isolation Technology", IEEE Journal of Solid-State Circuits, vol. 34, no. 11, November 1999, pages 1536-1543 AY AZ AZ AZ Additional References sheet(s) attached Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in			DOCUMENT				TRANSLATION			
AP AQ AQ AR AR AS AS AT AU AV OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) K. SHIMIZU, et al., "A Novel High-Density 5F² NAND STI Cell Technology Suitable for 256Mbit and 1Gbit Flash Memories", Microelectronics Engineering Laboratory, IEDM 97-271-274 Kenichi IMAMIYA, et al., "A 130-mm², 256-Mbit NAND Flash with Shallow Trench Isolation Technology", IEEE Journal of Solid-State Circuits, vol. 34, no. 11, November 1999, pages 1536-1543 AY AZ AZ AZ AZ AZ AZ AZ AZ AZ				DATE	COUNTRY		l .			
AQ AR AS AS AT AU AV OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) K. SHIMIZU, et al., "A Novel High-Density 5F² NAND STI Cell Technology Suitable for 256Mbit and 1Gbit Flash Memories", Microelectronics Engineering Laboratory, IEDM 97-271-274 Kenichi IMAMIYA, et al., "A 130-mm², 256-Mbit NAND Flash with Shallow Trench Isolation Technology", IEEE Journal of Solid-State Circuits, vol. 34, no. 11, November 1999, pages 1536-1543 AY AZ AZ Additional References sheet(s) attached Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in		AO								
AR AS AT AU AV OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) K. SHIMIZU, et al., "A Novel High-Density 5F² NAND STI Cell Technology Suitable for 256Mbit and 1Gbit Flash Memories", Microelectronics Engineering Laboratory, IEDM 97-271-274 Kenichi IMAMIYA, et al., "A 130-mm², 256-Mbit NAND Flash with Shallow Trench Isolation Technology", IEEE Journal of Solid-State Circuits, vol. 34, no. 11, November 1999, pages 1536-1543 AY AZ AZ AZ AZ AZ AZ AZ Date Considered *Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in		AP								
AS AT AU OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) K. SHIMIZU, et al., "A Novel High-Density 5F² NAND STI Cell Technology Suitable for 256Mbit and 1Gbit Flash Memories", Microelectronics Engineering Laboratory, IEDM 97-271-274 Kenichi IMAMIYA, et al., "A 130-mm², 256-Mbit NAND Flash with Shallow Trench Isolation Technology", IEEE Journal of Solid-State Circuits, vol. 34, no. 11, November 1999, pages 1536-1543 AY AZ AZ AZ AZ AZ Date Considered *Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in		AQ								
AT AU OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) Note: AN OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) K. SHIMIZU, et al., "A Novel High-Density 5F² NAND STI Cell Technology Suitable for 256Mbit and 1Gbit Flash Memories", Microelectronics Engineering Laboratory, IEDM 97-271-274 Kenichi IMAMIYA, et al., "A 130-mm², 256-Mbit NAND Flash with Shallow Trench Isolation Technology", IEEE Journal of Solid-State Circuits, vol. 34, no. 11, November 1999, pages 1536-1543 AY AZ AZ AZ Additional References sheet(s) attached Date Considered *Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in		AR								
AU OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) K. SHIMIZU, et al., "A Novel High-Density 5F² NAND STI Cell Technology Suitable for 256Mbit and 1Gbit Flash Memories", Microelectronics Engineering Laboratory, IEDM 97-271-274 Kenichi IMAMIYA, et al., "A 130-mm², 256-Mbit NAND Flash with Shallow Trench Isolation Technology", IEEE Journal of Solid-State Circuits, vol. 34, no. 11, November 1999, pages 1536-1543 AY AZ AZ AZ AZ Date Considered *Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in		AS								
OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) K. SHIMIZU, et al., "A Novel High-Density 5F² NAND STI Cell Technology Suitable for 256Mbit and 1Gbit Flash Memories", Microelectronics Engineering Laboratory, IEDM 97-271-274 Kenichi IMAMIYA, et al., "A 130-mm², 256-Mbit NAND Flash with Shallow Trench Isolation Technology", IEEE Journal of Solid-State Circuits, vol. 34, no. 11, November 1999, pages 1536-1543 AY AZ AZ AZ Additional References sheet(s) attached Examiner Date Considered *Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in		AT								
OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) K. SHIMIZU, et al., "A Novel High-Density 5F² NAND STI Cell Technology Suitable for 256Mbit and 1Gbit Flash Memories", Microelectronics Engineering Laboratory, IEDM 97-271-274 Kenichi IMAMIYA, et al., "A 130-mm², 256-Mbit NAND Flash with Shallow Trench Isolation Technology", IEEE Journal of Solid-State Circuits, vol. 34, no. 11, November 1999, pages 1536-1543 AZ		ΑU								
K. SHIMIZU, et al., "A Novel High-Density 5F² NAND STI Cell Technology Suitable for 256Mbit and 1Gbit Flash Memories", Microelectronics Engineering Laboratory, IEDM 97-271-274 Kenichi IMAMIYA, et al., "A 130-mm², 256-Mbit NAND Flash with Shallow Trench Isolation Technology", IEEE Journal of Solid-State Circuits, vol. 34, no. 11, November 1999, pages 1536-1543 AY AZ AZ AZ Additional References sheet(s) attached Date Considered *Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in		ΑV								
AW Microelectronics Engineering Laboratory, IEDM 97-271-274 Kenichi IMAMIYA, et al., "A 130-mm², 256-Mbit NAND Flash with Shallow Trench Isolation Technology", IEEE Journal of Solid-State Circuits, vol. 34, no. 11, November 1999, pages 1536-1543 AY AZ AZ AZ Additional References sheet(s) attached Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in	OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.)									
AX Solid-State Circuits, vol. 34, no. 11, November 1999, pages 1536-1543 AY AZ AZ Additional References sheet(s) attached Examiner Date Considered *Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in		AW								
AZ Additional References sheet(s) attached Examiner Date Considered *Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in		AX	Kenichi IMAMIYA, et al., "A 130-mm², 256-Mbit NAND Flash with Shallow Trench Isolation Technology", IEEE Journal of Solid-State Circuits, vol. 34, no. 11, November 1999, pages 1536-1543							
Examiner Date Considered *Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in	·	AY								
*Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in		AZ		Additional References sheet(s) attached						
*Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	Examiner					Date Co	Date Considered			
	*Examiner: Ir conformance	nitial if r	eference is considered, at considered. Include co	whether or no	t citation is in conformance with MPEP 6	09; Draw li	ne through	citation	if not in	